[PATCH 20.11] crypto/dpaa2_sec: fix crypto operation pointer

Xueming(Steven) Li xuemingl at nvidia.com
Tue Jul 19 13:11:21 CEST 2022


Thanks, patch applied.

> -----Original Message-----
> From: Gagandeep Singh <g.singh at nxp.com>
> Sent: Tuesday, June 28, 2022 11:44 AM
> To: stable at dpdk.org
> Cc: Gagandeep Singh <g.singh at nxp.com>; Akhil Goyal <gakhil at marvell.com>
> Subject: [PATCH 20.11] crypto/dpaa2_sec: fix crypto operation pointer
> 
> [ upstream commit e3d264383b560a447806d9ff478bad234fda5675 ]
> 
> Driver is filling the crypto_op variable with an invalid value for atomic events which can results into segmentation fault.
> 
> This patch assigning the correct crypto_op and event buffer pointers by extracting from FD.
> 
> Fixes: a77db24643b7 ("crypto/dpaa2_sec: support atomic queues")
> 
> Signed-off-by: Gagandeep Singh <g.singh at nxp.com>
> Acked-by: Akhil Goyal <gakhil at marvell.com>
> ---
>  drivers/crypto/dpaa2_sec/dpaa2_sec_dpseci.c | 5 +++--
>  1 file changed, 3 insertions(+), 2 deletions(-)
> 
> diff --git a/drivers/crypto/dpaa2_sec/dpaa2_sec_dpseci.c b/drivers/crypto/dpaa2_sec/dpaa2_sec_dpseci.c
> index 64ee56e7c..839c11ed2 100644
> --- a/drivers/crypto/dpaa2_sec/dpaa2_sec_dpseci.c
> +++ b/drivers/crypto/dpaa2_sec/dpaa2_sec_dpseci.c
> @@ -3705,7 +3705,7 @@ dpaa2_sec_process_atomic_event(struct qbman_swp *swp __rte_unused,
>  				 struct rte_event *ev)
>  {
>  	uint8_t dqrr_index;
> -	struct rte_crypto_op *crypto_op = (struct rte_crypto_op *)ev->event_ptr;
> +	struct rte_crypto_op *crypto_op;
>  	/* Prefetching mbuf */
>  	rte_prefetch0((void *)(size_t)(DPAA2_GET_FD_ADDR(fd)-
>  		rte_dpaa2_bpid_info[DPAA2_GET_FD_BPID(fd)].meta_data_size));
> @@ -3721,12 +3721,13 @@ dpaa2_sec_process_atomic_event(struct qbman_swp *swp __rte_unused,
>  	ev->queue_id = rxq->ev.queue_id;
>  	ev->priority = rxq->ev.priority;
> 
> -	ev->event_ptr = sec_fd_to_mbuf(fd);
> +	crypto_op = sec_fd_to_mbuf(fd);
>  	dqrr_index = qbman_get_dqrr_idx(dq);
>  	*dpaa2_seqn(crypto_op->sym->m_src) = dqrr_index + 1;
>  	DPAA2_PER_LCORE_DQRR_SIZE++;
>  	DPAA2_PER_LCORE_DQRR_HELD |= 1 << dqrr_index;
>  	DPAA2_PER_LCORE_DQRR_MBUF(dqrr_index) = crypto_op->sym->m_src;
> +	ev->event_ptr = crypto_op;
>  }
> 
>  int
> --
> 2.25.1



More information about the stable mailing list