[dpdk-test-report] |WARNING| [PATCH 02/16] e1000/base: increase PHY PLL clock gate timing

[checkpatch at dpdk.org]

Test-Label: checkpatch
Test-Status: WARNING
http://dpdk.org/patch/17210

_coding style issues_


WARNING:TABSTOP: Statements should start on a tabstop
#73: FILE: drivers/net/e1000/base/e1000_ich8lan.c:1503:
+		 }

total: 0 errors, 1 warnings, 0 checks, 30 lines checked