[dpdk-dev] [PATCH 3/6] mempool/cnxk: add cn9k mempool ops
Ashwin Sekhar T K
asekhar at marvell.com
Fri Mar 5 17:21:46 CET 2021
Add mempool ops specific to cn9k.
Signed-off-by: Ashwin Sekhar T K <asekhar at marvell.com>
---
drivers/mempool/cnxk/cn9k_mempool_ops.c | 90 +++++++++++++++++++++++++
drivers/mempool/cnxk/meson.build | 3 +-
2 files changed, 92 insertions(+), 1 deletion(-)
create mode 100644 drivers/mempool/cnxk/cn9k_mempool_ops.c
diff --git a/drivers/mempool/cnxk/cn9k_mempool_ops.c b/drivers/mempool/cnxk/cn9k_mempool_ops.c
new file mode 100644
index 0000000000..3a7de39db2
--- /dev/null
+++ b/drivers/mempool/cnxk/cn9k_mempool_ops.c
@@ -0,0 +1,90 @@
+/* SPDX-License-Identifier: BSD-3-Clause
+ * Copyright(C) 2021 Marvell.
+ */
+
+#include <rte_mempool.h>
+
+#include "roc_api.h"
+#include "cnxk_mempool.h"
+
+static int __rte_hot
+cn9k_mempool_enq(struct rte_mempool *mp, void *const *obj_table, unsigned int n)
+{
+ /* Ensure mbuf init changes are written before the free pointers
+ * are enqueued to the stack.
+ */
+ rte_io_wmb();
+ roc_npa_aura_op_bulk_free(mp->pool_id, (const uint64_t *)obj_table, n,
+ 0);
+
+ return 0;
+}
+
+static inline int __rte_hot
+cn9k_mempool_deq(struct rte_mempool *mp, void **obj_table, unsigned int n)
+{
+ unsigned int count;
+
+ count = roc_npa_aura_op_bulk_alloc(mp->pool_id, (uint64_t *)obj_table,
+ n, 0, 1);
+
+ if (unlikely(count != n)) {
+ /* If bulk alloc failed to allocate all pointers, try
+ * allocating remaining pointers with the default alloc
+ * with retry scheme.
+ */
+ if (cnxk_mempool_deq(mp, &obj_table[count], n - count)) {
+ cn9k_mempool_enq(mp, obj_table, count);
+ return -ENOENT;
+ }
+ }
+
+ return 0;
+}
+
+static int
+cn9k_mempool_alloc(struct rte_mempool *mp)
+{
+ size_t block_size, padding;
+
+ block_size = mp->elt_size + mp->header_size + mp->trailer_size;
+ /* Align header size to ROC_ALIGN */
+ if (mp->header_size % ROC_ALIGN != 0) {
+ padding = RTE_ALIGN_CEIL(mp->header_size, ROC_ALIGN) -
+ mp->header_size;
+ mp->header_size += padding;
+ block_size += padding;
+ }
+
+ /* Align block size to ROC_ALIGN */
+ if (block_size % ROC_ALIGN != 0) {
+ padding = RTE_ALIGN_CEIL(block_size, ROC_ALIGN) - block_size;
+ mp->trailer_size += padding;
+ block_size += padding;
+ }
+
+ /*
+ * OCTEON TX2 has 8 sets, 41 ways L1D cache, VA<9:7> bits dictate
+ * the set selection.
+ * Add additional padding to ensure that the element size always
+ * occupies odd number of cachelines to ensure even distribution
+ * of elements among L1D cache sets.
+ */
+ padding = ((block_size / ROC_ALIGN) % 2) ? 0 : ROC_ALIGN;
+ mp->trailer_size += padding;
+
+ return cnxk_mempool_alloc(mp);
+}
+
+static struct rte_mempool_ops cn9k_mempool_ops = {
+ .name = "cn9k_mempool_ops",
+ .alloc = cn9k_mempool_alloc,
+ .free = cnxk_mempool_free,
+ .enqueue = cn9k_mempool_enq,
+ .dequeue = cn9k_mempool_deq,
+ .get_count = cnxk_mempool_get_count,
+ .calc_mem_size = cnxk_mempool_calc_mem_size,
+ .populate = cnxk_mempool_populate,
+};
+
+MEMPOOL_REGISTER_OPS(cn9k_mempool_ops);
diff --git a/drivers/mempool/cnxk/meson.build b/drivers/mempool/cnxk/meson.build
index b9a810e021..4ce865e18b 100644
--- a/drivers/mempool/cnxk/meson.build
+++ b/drivers/mempool/cnxk/meson.build
@@ -14,7 +14,8 @@ if not dpdk_conf.get('RTE_ARCH_64')
endif
sources = files('cnxk_mempool.c',
- 'cnxk_mempool_ops.c')
+ 'cnxk_mempool_ops.c',
+ 'cn9k_mempool_ops.c')
deps += ['eal', 'mbuf', 'kvargs', 'bus_pci', 'common_cnxk', 'mempool']
--
2.29.2
More information about the dev
mailing list